mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-24 16:34:38 +00:00
Added test cases
This commit is contained in:
parent
fb22d7cdc4
commit
271ac28b41
39 changed files with 897 additions and 0 deletions
6
tests/sim/sim_adff.ys
Normal file
6
tests/sim/sim_adff.ys
Normal file
|
|
@ -0,0 +1,6 @@
|
|||
read_verilog adff.v
|
||||
proc
|
||||
opt_dff
|
||||
stat
|
||||
select -assert-count 1 t:$adff
|
||||
sim -clock clk -r tb_adff.fst -scope tb_adff.uut -sim-cmp adff
|
||||
Loading…
Add table
Add a link
Reference in a new issue