3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-31 07:14:55 +00:00

Added test cases

This commit is contained in:
Miodrag Milanovic 2022-02-15 09:35:53 +01:00
parent fb22d7cdc4
commit 271ac28b41
39 changed files with 897 additions and 0 deletions

4
tests/sim/dff.v Normal file
View file

@ -0,0 +1,4 @@
module dff( input d, clk, output reg q );
always @( posedge clk )
q <= d;
endmodule