mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

Add shregmap -init_msb_first and use in synth_xilinx

Browse source
This commit is contained in:
Eddie Hung 2019-03-14 08:10:02 -07:00
parent 79b4a275ce
commit 26ecbc1aee
2 changed files with 16 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/synth_xilinx.cc
View file

@ -105,7 +105,7 @@ struct SynthXilinxPass : public Pass
log(" dff2dffe\n");
log(" opt -full\n");
log(" techmap -map +/techmap.v -map +/xilinx/arith_map.v\n");
log(" shregmap -init -params -enpol any_or_none\n");
log(" shregmap -init_msb_first -params -enpol any_or_none\n");
log(" opt -fast\n");
log("\n");
log(" map_luts:\n");
@ -225,7 +225,7 @@ struct SynthXilinxPass : public Pass
Pass::call(design, "dff2dffe");
Pass::call(design, "opt -full");
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/arith_map.v");
Pass::call(design, "shregmap -init -params -enpol any_or_none");
Pass::call(design, "shregmap -init_msb_first -params -enpol any_or_none");
Pass::call(design, "opt -fast");
}