mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-05 13:51:24 +00:00
Code Activity

ql_dsp: Relax packing condition

Browse source
This commit is contained in:
Martin Povišer 2025-03-11 16:27:57 +01:00
parent 7f833f4c37
commit 26dc68086f
1 changed files with 2 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/quicklogic/ql_dsp.pmg
View file

@ -42,8 +42,7 @@ endcode
// try packing on B input // try packing on B input
code argQ clock_inferred clock reset code argQ clock_inferred clock reset
if ((!dsp->hasPort(\b_cout_o) || nusers(port(dsp, \b_cout_o)) == 1) && if ((!dsp->hasPort(\b_cout_o) || nusers(port(dsp, \b_cout_o)) == 1) &&
!param(dsp, \B_REG).as_bool() && !param(dsp, \B_REG).as_bool()) {
nusers(port(dsp, \b_i)) == 2) {
argQ = port(dsp, \b_i); argQ = port(dsp, \b_i);
subpattern(in_dffe); subpattern(in_dffe);
if (dff) { if (dff) {
@ -61,8 +60,7 @@ endcode
// try packing on A input // try packing on A input
code argQ clock_inferred clock reset code argQ clock_inferred clock reset
if ((!dsp->hasPort(\a_cout_o) || nusers(port(dsp, \a_cout_o)) == 1) && if ((!dsp->hasPort(\a_cout_o) || nusers(port(dsp, \a_cout_o)) == 1) &&
!param(dsp, \A_REG).as_bool() && !param(dsp, \A_REG).as_bool()) {
nusers(port(dsp, \a_i)) == 2) {
argQ = port(dsp, \a_i); argQ = port(dsp, \a_i);
subpattern(in_dffe); subpattern(in_dffe);
if (dff) { if (dff) {