mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-05 17:14:08 +00:00
verific: save original module name
This commit is contained in:
parent
824fdaadf6
commit
268fe92d22
|
@ -1275,6 +1275,7 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
|
|||
log("Importing module %s.\n", RTLIL::id2cstr(module->name));
|
||||
}
|
||||
import_attributes(module->attributes, nl, nl);
|
||||
module->set_string_attribute(ID::hdlname, nl->CellBaseName());
|
||||
const char *param_name ;
|
||||
const char *param_value ;
|
||||
MapIter mi;
|
||||
|
|
Loading…
Reference in a new issue