mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-26 18:45:34 +00:00
write_verilog -srcattronly option
This commit is contained in:
parent
1b1882fe56
commit
268459e00a
1 changed files with 1 additions and 0 deletions
|
@ -2420,6 +2420,7 @@ struct VerilogBackend : public Backend {
|
|||
log("\n");
|
||||
log(" -noattr\n");
|
||||
log(" with this option no attributes are included in the output\n");
|
||||
log("\n");
|
||||
log(" -srcattronly\n");
|
||||
log(" with this option only src attributes are included in the output\n");
|
||||
log("\n");
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue