mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-18 03:46:18 +00:00
Release version 0.33
This commit is contained in:
parent
b75959f1f2
commit
2584903a06
2 changed files with 13 additions and 3 deletions
12
CHANGELOG
12
CHANGELOG
|
@ -2,8 +2,18 @@
|
||||||
List of major changes and improvements between releases
|
List of major changes and improvements between releases
|
||||||
=======================================================
|
=======================================================
|
||||||
|
|
||||||
Yosys 0.32 .. Yosys 0.33-dev
|
Yosys 0.32 .. Yosys 0.33
|
||||||
--------------------------
|
--------------------------
|
||||||
|
* Various
|
||||||
|
- Added "$print" cell, produced by "$display" and "$write"
|
||||||
|
Verilog tasks.
|
||||||
|
- Added "$print" cell handling in CXXRTL.
|
||||||
|
|
||||||
|
* Lattice FPGA support
|
||||||
|
- Added generic "synth_lattice" pass (for now MachXO2/XO3/XO3D)
|
||||||
|
- Removed "synth_machxo2" pass
|
||||||
|
- Pass "ecp5_gsr" renamed to "lattice_gsr"
|
||||||
|
- "synth_machxo2" equivalent is "synth_lattice -family xo2"
|
||||||
|
|
||||||
Yosys 0.31 .. Yosys 0.32
|
Yosys 0.31 .. Yosys 0.32
|
||||||
--------------------------
|
--------------------------
|
||||||
|
|
4
Makefile
4
Makefile
|
@ -141,7 +141,7 @@ LDLIBS += -lrt
|
||||||
endif
|
endif
|
||||||
endif
|
endif
|
||||||
|
|
||||||
YOSYS_VER := 0.32+79
|
YOSYS_VER := 0.33
|
||||||
|
|
||||||
# Note: We arrange for .gitcommit to contain the (short) commit hash in
|
# Note: We arrange for .gitcommit to contain the (short) commit hash in
|
||||||
# tarballs generated with git-archive(1) using .gitattributes. The git repo
|
# tarballs generated with git-archive(1) using .gitattributes. The git repo
|
||||||
|
@ -157,7 +157,7 @@ endif
|
||||||
OBJS = kernel/version_$(GIT_REV).o
|
OBJS = kernel/version_$(GIT_REV).o
|
||||||
|
|
||||||
bumpversion:
|
bumpversion:
|
||||||
sed -i "/^YOSYS_VER := / s/+[0-9][0-9]*$$/+`git log --oneline fbab08a.. | wc -l`/;" Makefile
|
# sed -i "/^YOSYS_VER := / s/+[0-9][0-9]*$$/+`git log --oneline fbab08a.. | wc -l`/;" Makefile
|
||||||
|
|
||||||
# set 'ABCREV = default' to use abc/ as it is
|
# set 'ABCREV = default' to use abc/ as it is
|
||||||
#
|
#
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue