mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

sta: ignore timing arc if no input port

Browse source
This commit is contained in:
Eddie Hung 2020-03-04 10:31:06 -08:00
parent a921985e3c
commit 2561121b22
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
passes/cmds/sta.cc
View file

@ -111,6 +111,7 @@ struct StaWorker
if (it == t.arrival.end()) if (it == t.arrival.end())
continue; continue;
const auto &s = it->second.second; const auto &s = it->second.second;
if (cell->hasPort(s.name))
data[cell->getPort(s.name)[s.offset]].fanouts.emplace_back(bit,it->second.first,s.name); data[cell->getPort(s.name)[s.offset]].fanouts.emplace_back(bit,it->second.first,s.name);
} }
} }