mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-23 12:43:46 +00:00
Code Activity

Don't mention iverilog if the error wasn't from iverilog

Browse source
This commit is contained in:
Krystine Sherwin 2025-12-15 10:17:19 +13:00
parent 2833a44503
commit 24f4902156
No known key found for this signature in database
1 changed files with 5 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/tools/autotest.sh
View file

@ -170,12 +170,14 @@ do
test_count=0 test_count=0
test_passes() { test_passes() {
"$toolsdir"/../../yosys -b "verilog $backend_opts" -o ${bn}_syn${test_count}.v "$@" "$toolsdir"/../../yosys -b "verilog $backend_opts" -o ${bn}_syn${test_count}.v "$@"
touch ${bn}.iverilog
compile_and_run ${bn}_tb_syn${test_count} ${bn}_out_syn${test_count} \ compile_and_run ${bn}_tb_syn${test_count} ${bn}_out_syn${test_count} \
${bn}_tb.v ${bn}_syn${test_count}.v "${libs[@]}" \ ${bn}_tb.v ${bn}_syn${test_count}.v "${libs[@]}" \
"$toolsdir"/../../techlibs/common/simlib.v \ "$toolsdir"/../../techlibs/common/simlib.v \
"$toolsdir"/../../techlibs/common/simcells.v "$toolsdir"/../../techlibs/common/simcells.v
if $genvcd; then mv testbench.vcd ${bn}_syn${test_count}.vcd; fi if $genvcd; then mv testbench.vcd ${bn}_syn${test_count}.vcd; fi
"$toolsdir/cmp_tbdata" ${bn}_out_ref ${bn}_out_syn${test_count} "$toolsdir/cmp_tbdata" ${bn}_out_ref ${bn}_out_syn${test_count}
rm ${bn}.iverilog
test_count=$(( test_count + 1 )) test_count=$(( test_count + 1 ))
} }
@ -227,7 +229,9 @@ do
else else
echo "${status_prefix}${did_firrtl}-> ERROR!" echo "${status_prefix}${did_firrtl}-> ERROR!"
if $warn_iverilog_git; then if $warn_iverilog_git; then
echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of Icarus Verilog." if [ -f ${bn}.out/${bn}.iverilog ]; then
echo "Note: Make sure that 'iverilog' is an up-to-date git checkout of Icarus Verilog."
fi
fi fi
$keeprunning || exit 1 $keeprunning || exit 1
fi fi