mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-08 20:21:25 +00:00
Code Activity

Added splice command

Browse source
This commit is contained in:
Clifford Wolf 2014-02-07 20:26:40 +01:00
parent 08aa1062b4
commit 244e8ce1f4
4 changed files with 281 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

14
tests/sat/splice.v Normal file
View file

@ -0,0 +1,14 @@
module test(a, b, y);
input [15:0] a, b;
output [15:0] y;
wire [7:0] ah = a[15:8], al = a[7:0];
wire [7:0] bh = b[15:8], bl = b[7:0];
wire [7:0] th = ah + bh, tl = al + bl;
wire [15:0] t = {th, tl}, k = t ^ 16'hcd;
assign y = { k[7:0], k[15:8] };
endmodule