mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 13:53:40 +00:00
Code Activity

ast, read_verilog: refactoring

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-06-18 12:39:32 +02:00
parent 5af4e05125
commit 242853f1f2
7 changed files with 16 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

3
frontends/verilog/verilog_lexer.h
View file

@ -8,7 +8,8 @@
YOSYS_NAMESPACE_BEGIN
namespace VERILOG_FRONTEND {
// lexer input stream
[[noreturn]]
extern void verr_at(std::string filename, int begin_line, char const *fmt, va_list ap);
using parser = frontend_verilog_yy::parser;
class VerilogLexer : public frontend_verilog_yyFlexLexer {
ParseState* extra;