mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-22 13:53:40 +00:00
Code Activity

ast, read_verilog: refactoring

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-06-18 12:39:32 +02:00
parent 5af4e05125
commit 242853f1f2
7 changed files with 16 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

9
frontends/verilog/verilog_frontend.cc
View file

@ -787,15 +787,6 @@ void VERILOG_FRONTEND::verr_at(std::string filename, int begin_line, char const
exit(1);
}
[[noreturn]]
void VERILOG_FRONTEND::err_at_loc(parser::location_type loc, char const *fmt, ...)
{
va_list args;
va_start(args, fmt);
verr_at(AST::current_filename, loc.begin.line, fmt, args);
va_end(args);
}
[[noreturn]]
void VERILOG_FRONTEND::err_at_ast(AstSrcLocType loc, char const *fmt, ...)
{