mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-04 11:55:41 +00:00
Code Activity

ast, read_verilog: refactoring

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-06-18 12:39:32 +02:00
parent 5af4e05125
commit 242853f1f2
7 changed files with 16 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/ast/genrtlil.cc
View file

@ -1339,8 +1339,6 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
// be instantiated for this type of AST node.
IdString type_name;
current_filename = filename;
switch (type)
{
// simply ignore this nodes.

4
frontends/ast/simplify.cc
View file

@ -1038,8 +1038,6 @@ bool AstNode::simplify(bool const_fold, int stage, int width_hint, bool sign_hin
return false;
}
current_filename = filename;
// we do not look inside a task or function
// (but as soon as a task or function is instantiated we process the generated AST as usual)
if (type == AST_FUNCTION || type == AST_TASK) {
@ -1840,8 +1838,6 @@ bool AstNode::simplify(bool const_fold, int stage, int width_hint, bool sign_hin
current_scope[it->first] = it->second;
}
current_filename = filename;
if (type == AST_MODULE || type == AST_INTERFACE)
current_scope.clear();