3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-07 18:05:24 +00:00

ecp5: Add DRAM match rule

Signed-off-by: David Shah <davey1576@gmail.com>
This commit is contained in:
David Shah 2018-07-13 16:25:52 +02:00
parent 4a60bc83ab
commit 241429abac

View file

@ -10,3 +10,7 @@ bram $__TRELLIS_DPR16X4
clocks 0 1
clkpol 0 2
endbram
match $__TRELLIS_DPR16X4
make_outreg
endmatch