mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 06:33:24 +00:00
Code Activity

Make SV2017 compliant courtesy of @wsnyder

Browse source
This commit is contained in:
Eddie Hung 2019-12-12 07:34:07 -08:00
parent 2666482282
commit 23fcfd0adb
1 changed files with 1 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/simple/mem_arst.v
View file

@ -7,11 +7,9 @@ module MyMem #(
input Clk_i, input Clk_i,
input [AddrWidth-1:0] Addr_i, input [AddrWidth-1:0] Addr_i,
input [DataWidth-1:0] Data_i, input [DataWidth-1:0] Data_i,
output [DataWidth-1:0] Data_o, output reg [DataWidth-1:0] Data_o,
input WR_i); input WR_i);
reg [DataWidth-1:0] Data_o;
localparam Size = 2**AddrWidth; localparam Size = 2**AddrWidth;
(* mem2reg *) (* mem2reg *)