mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 03:31:24 +00:00
Code Activity

splitnets: handle single-bit vectors consistently

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-06-05 10:58:06 +02:00
parent c21cd300a0
commit 239c265093
2 changed files with 37 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/cmds/splitnets.cc
View file

@ -207,8 +207,12 @@ struct SplitnetsPass : public Pass {
else
{
for (auto wire : module->wires()) {
if (wire->width > 1 && (wire->port_id == 0 || flag_ports) && design->selected(module, wire))
if (((wire->width > 1) || (wire->has_attribute(ID::single_bit_vector)))
&& (wire->port_id == 0 || flag_ports)
&& design->selected(module, wire)) {
wire->attributes.erase(ID::single_bit_vector);
worker.splitmap[wire] = std::vector<RTLIL::SigBit>();
}
}
for (auto &it : worker.splitmap)