mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 11:55:52 +00:00
Code Activity

synth_quicklogic: add -dspv2 to opt into v2 DSP blocks

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-02-25 11:29:45 +01:00
parent fa8fc08621
commit 23924902a7
10 changed files with 4680 additions and 24 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/arch/quicklogic/dspv2/complex_mult.ys
View file

@ -12,7 +12,7 @@ module top(input signed [16:0] ar, input signed [16:0] ai, input signed [16:0] b
endmodule
EOF
synth_quicklogic -family qlf_k6n10f -run :coarse
synth_quicklogic -family qlf_k6n10f -dspv2 -run :coarse
check -assert
read_verilog +/quicklogic/qlf_k6n10f/dsp_sim.v
prep -top top -flatten