mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

Remove _TECHMAP_CELLTYPE_ check since all $mul

Browse source
This commit is contained in:
Eddie Hung 2019-09-25 16:51:31 -07:00
parent 5f8917c984
commit 234738b103
1 changed files with 2 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/common/mul2dsp.v
View file

@ -61,8 +61,6 @@ module _80_mul (A, B, Y);
input [B_WIDTH-1:0] B; input [B_WIDTH-1:0] B;
output [Y_WIDTH-1:0] Y; output [Y_WIDTH-1:0] Y;
parameter _TECHMAP_CELLTYPE_ = "";
generate generate
if (0) begin end if (0) begin end
`ifdef DSP_A_MINWIDTH `ifdef DSP_A_MINWIDTH
@ -77,10 +75,8 @@ module _80_mul (A, B, Y);
else if (Y_WIDTH < `DSP_Y_MINWIDTH) else if (Y_WIDTH < `DSP_Y_MINWIDTH)
wire _TECHMAP_FAIL_ = 1; wire _TECHMAP_FAIL_ = 1;
`endif `endif
else if (_TECHMAP_CELLTYPE_ == "$mul" && A_SIGNED != B_SIGNED)
wire _TECHMAP_FAIL_ = 1;
`ifdef DSP_SIGNEDONLY `ifdef DSP_SIGNEDONLY
else if (_TECHMAP_CELLTYPE_ == "$mul" && !A_SIGNED) else if (!A_SIGNED)
\$mul #( \$mul #(
.A_SIGNED(1), .A_SIGNED(1),
.B_SIGNED(1), .B_SIGNED(1),
@ -93,7 +89,7 @@ module _80_mul (A, B, Y);
.Y(Y) .Y(Y)
); );
`endif `endif
else if (_TECHMAP_CELLTYPE_ == "$mul" && A_WIDTH < B_WIDTH) else if (A_WIDTH < B_WIDTH)
\$mul #( \$mul #(
.A_SIGNED(B_SIGNED), .A_SIGNED(B_SIGNED),
.B_SIGNED(A_SIGNED), .B_SIGNED(A_SIGNED),