mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

mul2dsp to create cells that can be interchanged with $mul

Browse source
This commit is contained in:
Eddie Hung 2019-07-18 15:37:35 -07:00
parent 802470746c
commit 2339b7fc37
1 changed files with 7 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/common/mul2dsp.v
View file

@ -214,7 +214,13 @@ module \$__mul_gen (A, B, Y);
else
wire [`DSP_B_MAXWIDTH-1:0] Bext = B;
`DSP_NAME _TECHMAP_REPLACE_ (
`DSP_NAME #(
.A_SIGNED(A_SIGNED),
.B_SIGNED(B_SIGNED),
.A_WIDTH(`DSP_A_MAXWIDTH),
.B_WIDTH(`DSP_B_MAXWIDTH),
.Y_WIDTH(`DSP_A_MAXWIDTH+`DSP_B_MAXWIDTH),
) _TECHMAP_REPLACE_ (
.A(Aext),
.B(Bext),
.Y(Y)