mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 04:27:53 +00:00
Code Activity

quicklogic: Test TDP36K inference with initial data

Browse source
This commit is contained in:
Martin Povišer 2023-12-04 15:47:50 +01:00
parent e5c32f399a
commit 22cc4aff51
3 changed files with 65 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

14
tests/arch/quicklogic/qlf_k6n10f/meminit.ys Normal file
View file

@ -0,0 +1,14 @@
read_verilog -sv meminit.v
chparam -set DEPTH_LOG2 3 -set WIDTH 36
prep
opt_dff
prep -rdff
synth_quicklogic -family qlf_k6n10f -run map_bram:map_bram
select -assert-none t:$mem_v2 t:$mem
select -assert-count 1 t:TDP36K
select -assert-count 1 t:TDP36K a:is_split=0 %i
select -assert-count 1 t:TDP36K a:was_split_candidate=0 %i
read_verilog +/quicklogic/common/cells_sim.v +/quicklogic/qlf_k6n10f/cells_sim.v +/quicklogic/qlf_k6n10f/brams_sim.v +/quicklogic/qlf_k6n10f/sram1024x18_mem.v +/quicklogic/qlf_k6n10f/ufifo_ctl.v +/quicklogic/qlf_k6n10f/TDP18K_FIFO.v
prep
hierarchy -top top
sim -assert -q -n 12 -clock clk