mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

quicklogic: Test TDP36K inference with initial data

Browse source
This commit is contained in:
Martin Povišer 2023-12-04 15:47:50 +01:00
parent e5c32f399a
commit 22cc4aff51
3 changed files with 65 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
techlibs/quicklogic/qlf_k6n10f/libmap_brams_map.v
View file

@ -178,6 +178,7 @@ defparam _TECHMAP_REPLACE_.MODE_BITS = { 1'b0,
(* is_inferred = 1 *)
(* is_split = 0 *)
(* was_split_candidate = OPTION_SPLIT *)
(* port_a_width = PORT_A_WIDTH *)
(* port_b_width = PORT_B_WIDTH *)
TDP36K #(