mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

Fixed BLIF parser for empty port assignments

Browse source
This commit is contained in:
Clifford Wolf 2016-02-24 09:16:43 +01:00
parent 45af4a4acf
commit 22c549ab37
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
frontends/blif/blifparse.cc
View file

@ -267,10 +267,10 @@ void parse_blif(RTLIL::Design *design, std::istream &f, std::string dff_name, bo
while ((p = strtok(NULL, " \t\r\n")) != NULL) { while ((p = strtok(NULL, " \t\r\n")) != NULL) {
char *q = strchr(p, '='); char *q = strchr(p, '=');
if (q == NULL || !q[0] || !q[1]) if (q == NULL || !q[0])
goto error; goto error;
*(q++) = 0; *(q++) = 0;
cell->setPort(RTLIL::escape_id(p), blif_wire(q)); cell->setPort(RTLIL::escape_id(p), *q ? blif_wire(q) : SigSpec());
} }
obj_attributes = &cell->attributes; obj_attributes = &cell->attributes;