mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Added "add" command (only wires for now)

Browse source
This commit is contained in:
Clifford Wolf 2013-11-20 19:37:40 +01:00
parent 65ad556f3d
commit 2279b2a196
2 changed files with 155 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
passes/cmds/Makefile.inc
View file

@ -1,4 +1,5 @@
OBJS += passes/cmds/add.o
OBJS += passes/cmds/design.o
OBJS += passes/cmds/select.o
OBJS += passes/cmds/show.o

154
passes/cmds/add.cc Normal file
View file

@ -0,0 +1,154 @@
/*
* yosys -- Yosys Open SYnthesis Suite
*
* Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
#include "kernel/register.h"
#include "kernel/rtlil.h"
#include "kernel/log.h"
static void add_wire(RTLIL::Design *design, RTLIL::Module *module, std::string name, int width, bool flag_input, bool flag_output, bool flag_global)
{
name = RTLIL::escape_id(name);
if (module->count_id(name) != 0)
{
RTLIL::Wire *wire = NULL;
if (module->wires.count(name) > 0)
wire = module->wires.at(name);
if (wire != NULL && wire->width != width)
wire = NULL;
if (wire != NULL && wire->port_input != flag_input)
wire = NULL;
if (wire != NULL && wire->port_output != flag_output)
wire = NULL;
if (wire == NULL)
log_cmd_error("Found incompatible object with same name in module %s!\n", module->name.c_str());
log("Skipping module %s as it already has such an object.\n", module->name.c_str());
return;
}
RTLIL::Wire *wire = new RTLIL::Wire;
wire->name = name;
wire->width = width;
wire->port_input = flag_input;
wire->port_output = flag_output;
module->add(wire);
if (flag_input || flag_output) {
wire->port_id = module->wires.size();
module->fixup_ports();
}
log("Added wire %s to module %s.\n", name.c_str(), module->name.c_str());
if (!flag_global)
return;
for (auto &it : module->cells)
{
if (design->modules.count(it.second->type) == 0)
continue;
RTLIL::Module *mod = design->modules.at(it.second->type);
if (!design->selected_whole_module(mod->name))
continue;
if (mod->get_bool_attribute("\\placeholder"))
continue;
if (it.second->connections.count(name) > 0)
continue;
it.second->connections[name] = wire;
log("Added connection %s to cell %s.%s (%s).\n", name.c_str(), module->name.c_str(), it.first.c_str(), it.second->type.c_str());
}
}
struct AddPass : public Pass {
AddPass() : Pass("add", "add objects to the design") { }
virtual void help()
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" add <command> [selection]\n");
log("\n");
log("This command adds objects to the design. It operates on all fully selected\n");
log("modules. So e.g. 'add -wire foo' will add a wire foo to all selected modules.\n");
log("\n");
log("\n");
log(" add {-wire|-input|-inout|-output} <name> <width> [selection]\n");
log("\n");
log("Add a wire (input, inout, output port) with the given name and width. The\n");
log("command will fail if the object exists already and has different properties\n");
log("than the object to be created.\n");
log("\n");
log("\n");
log(" add -global_input <name> <width> [selection]\n");
log("\n");
log("Like 'add -input', but also connect the signal between instances of the\n");
log("selected modules.\n");
log("\n");
}
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
{
std::string command;
std::string arg_name;
bool arg_flag_input = false;
bool arg_flag_output = false;
bool arg_flag_global = false;
int arg_width = 0;
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++)
{
std::string arg = args[argidx];
if (arg == "-wire" || arg == "-input" || arg == "-inout" || arg == "-output" || arg == "-global_input") {
if (argidx+2 >= args.size())
break;
command = "wire";
if (arg == "-input" || arg == "-inout" || arg == "-global_input")
arg_flag_input = true;
if (arg == "-output" || arg == "-inout")
arg_flag_output = true;
if (arg == "-global_input")
arg_flag_global = true;
arg_name = args[++argidx];
arg_width = atoi(args[++argidx].c_str());
continue;
}
break;
}
extra_args(args, argidx, design);
for (auto &mod : design->modules)
{
RTLIL::Module *module = mod.second;
if (!design->selected_whole_module(module->name))
continue;
if (module->get_bool_attribute("\\placeholder"))
continue;
if (command == "wire")
add_wire(design, module, arg_name, arg_width, arg_flag_input, arg_flag_output, arg_flag_global);
}
}
} AddPass;