mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 13:29:12 +00:00 
			
		
		
		
	Add flops as blackboxes
This commit is contained in:
		
							parent
							
								
									01f71085f2
								
							
						
					
					
						commit
						2228cef62f
					
				
					 2 changed files with 27 additions and 0 deletions
				
			
		| 
						 | 
					@ -40,3 +40,23 @@ RAM64X1D 4 0 15 2
 | 
				
			||||||
RAM128X1D 5 0 17 2
 | 
					RAM128X1D 5 0 17 2
 | 
				
			||||||
-   -   -   -   -   -   -   - 314 314 314 314 314 314 292 - -
 | 
					-   -   -   -   -   -   -   - 314 314 314 314 314 314 292 - -
 | 
				
			||||||
347 347 347 347 347 347 296 - -   -   -   -   -   -   -   - -
 | 
					347 347 347 347 347 347 296 - -   -   -   -   -   -   -   - -
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					# Inputs: C CE D R
 | 
				
			||||||
 | 
					# Outputs: Q
 | 
				
			||||||
 | 
					FDRE 6 0 4 1
 | 
				
			||||||
 | 
					- - - -
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					# Inputs: C CE D S
 | 
				
			||||||
 | 
					# Outputs: Q
 | 
				
			||||||
 | 
					FDSE 7 0 4 1
 | 
				
			||||||
 | 
					- - - -
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					# Inputs: C CE CLR D
 | 
				
			||||||
 | 
					# Outputs: Q
 | 
				
			||||||
 | 
					FDCE 8 0 4 1
 | 
				
			||||||
 | 
					- - 404 -
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					# Inputs: C CE D PRE
 | 
				
			||||||
 | 
					# Outputs: Q
 | 
				
			||||||
 | 
					FDPE 9 0 4 1
 | 
				
			||||||
 | 
					- - - 404
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
| 
						 | 
					@ -38,5 +38,12 @@ module  \$_DFF_NP1_ (input D, C, R, output Q); FDPE_1 #(.INIT(|0)) _TECHMAP_REPL
 | 
				
			||||||
module  \$_DFF_PN1_ (input D, C, R, output Q); FDPE   #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE(!R)); endmodule
 | 
					module  \$_DFF_PN1_ (input D, C, R, output Q); FDPE   #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE(!R)); endmodule
 | 
				
			||||||
module  \$_DFF_PP1_ (input D, C, R, output Q); FDPE   #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE( R)); endmodule
 | 
					module  \$_DFF_PP1_ (input D, C, R, output Q); FDPE   #(.INIT(|0)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .C(C), .CE(1'b1), .PRE( R)); endmodule
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					`ifndef DEPRECATED
 | 
				
			||||||
 | 
					module FDRE_1 (output reg Q, input C, CE, D, R);   parameter [0:0] INIT = 1'b0; FDRE #(.INIT(INIT), .IS_CLK_INVERTED(1'b1)) _TECHMAP_REPLACE_ (.C(C), .CE(CE), .D(D), .R(R), .Q(Q)); endmodule
 | 
				
			||||||
 | 
					module FDSE_1 (output reg Q, input C, CE, D, S);   parameter [0:0] INIT = 1'b0; FDSE #(.INIT(INIT), .IS_CLK_INVERTED(1'b1)) _TECHMAP_REPLACE_ (.C(C), .CE(CE), .D(D), .S(S), .Q(Q)); endmodule
 | 
				
			||||||
 | 
					module FDCE_1 (output reg Q, input C, CE, D, CLR); parameter [0:0] INIT = 1'b0; FDCE #(.INIT(INIT), .IS_CLK_INVERTED(1'b1)) _TECHMAP_REPLACE_ (.C(C), .CE(CE), .D(D), .CLR(CLR), .Q(Q)); endmodule
 | 
				
			||||||
 | 
					module FDPE_1 (output reg Q, input C, CE, D, PRE); parameter [0:0] INIT = 1'b0; FDPE #(.INIT(INIT), .IS_CLK_INVERTED(1'b1)) _TECHMAP_REPLACE_ (.C(C), .CE(CE), .D(D), .PRE(PRE), .Q(Q)); endmodule
 | 
				
			||||||
 | 
					`endif
 | 
				
			||||||
 | 
					
 | 
				
			||||||
`endif
 | 
					`endif
 | 
				
			||||||
 | 
					
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue