mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 19:51:23 +00:00
Code Activity

Progress in pmgen

Browse source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-01-13 12:53:13 +01:00
parent b9545aa0e1
commit 1f8e76f993
3 changed files with 158 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/pmgen/ice40_dsp.pmg
View file

@ -10,7 +10,7 @@ endmatch
match ffA
select ffA->type.in($dff)
select nusers(port(ffA, \Q)) == 2
// select nusers(port(ffA, \Q)) == 2
filter <SigSpec> port(ffA, \Q) === port(mul, \A)
optional
endmatch
@ -29,7 +29,7 @@ endcode
match ffB
select ffB->type.in($dff)
select nusers(port(ffA, \Q)) == 2
// select nusers(port(ffB, \Q)) == 2
filter <SigSpec> port(ffB, \Q) === port(mul, \B)
optional
endmatch
@ -73,6 +73,4 @@ code sigY clock clock_pol clock_vld
clock_pol = cp;
clock_vld = true;
}
accept;
endcode