mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-25 20:46:04 +00:00
Code Activity

memory_share: Add -nosat and -nowiden options.

Browse source 
This unlocks wide port recognition by default.
This commit is contained in:
Marcelina Kościelnicka 2021-05-29 17:45:05 +02:00
parent 9fdedf4d1c
commit 1f74ec3535
11 changed files with 269 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

29
tests/memories/wide_write.v Normal file
View file

@ -0,0 +1,29 @@
// expect-wr-ports 4
// expect-rd-ports 1
// expect-wr-wide-continuation 4'1110
module test(
input clk,
input [3:0] we,
input [7:0] ra,
input [5:0] wa,
input [31:0] wd,
output [7:0] rd
);
reg [7:0] mem[0:255];
assign rd = mem[ra];
always @(posedge clk) begin
if (we[0])
mem[{wa, 2'b00}] <= wd[7:0];
if (we[1])
mem[{wa, 2'b01}] <= wd[15:8];
if (we[2])
mem[{wa, 2'b10}] <= wd[23:16];
if (we[3])
mem[{wa, 2'b11}] <= wd[31:24];
end
endmodule