mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Recognize registers and set initial state for them in tb

Browse source
This commit is contained in:
Miodrag Milanovic 2022-03-16 14:35:39 +01:00
parent e217e3017a
commit 1f3423cd7d
3 changed files with 34 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/fstdata.cc
View file

@ -113,6 +113,7 @@ void FstData::extractVarNames()
FstVar var;
var.id = h->u.var.handle;
var.is_alias = h->u.var.is_alias;
var.is_reg = (fstVarType)h->u.var.typ == FST_VT_VCD_REG;
var.name = remove_spaces(h->u.var.name);
var.scope = scopes.back();
var.width = h->u.var.length;

1
kernel/fstdata.h
View file

@ -33,6 +33,7 @@ struct FstVar
fstHandle id;
std::string name;
bool is_alias;
bool is_reg;
std::string scope;
int width;
};