mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-06 06:16:04 +00:00
Add tests/verilog/local_include.*
`read_verilog` supports checking both the current directory and the source directory for relative includes. Make sure we aren't regressing that.
This commit is contained in:
parent
d1a628ab26
commit
1eb5181700
3 changed files with 36 additions and 0 deletions
4
tests/verilog/local_include.v
Normal file
4
tests/verilog/local_include.v
Normal file
|
|
@ -0,0 +1,4 @@
|
|||
`include "temp_foo.v"
|
||||
module top (input x, output y);
|
||||
foo bar (.a(x), .b(y));
|
||||
endmodule
|
||||
Loading…
Add table
Add a link
Reference in a new issue