mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity

Removing typical phases doc

Browse source 
Moved remaining content into relevant places.
Added `load_design.rst` to more scripting.
Split fsm handling and abc out of optimization passes. Also moved things around to match the general flow previously described.
Changed generic `synth` for `prep` instead.
This commit is contained in:
Krystine Sherwin 2023-12-07 17:14:21 +13:00
parent f9ce3d1c26
commit 1e3b90ae56
No known key found for this signature in database
11 changed files with 568 additions and 666 deletions
Download patch file Download diff file Expand all files Collapse all files

7
docs/source/using_yosys/synthesis/index.rst
View file

@ -5,6 +5,9 @@ Synthesis in detail
:maxdepth: 3
synth
opt_passes
proc
memory_mapping
fsm
memory
opt
abc