mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-17 00:32:17 +00:00
Code Activity

Remove SRL16/32 from cells_xtra

Browse source
This commit is contained in:
Eddie Hung 2019-02-28 13:56:45 -08:00
parent 73ddab6960
commit 1da0909662
2 changed files with 2 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

16
techlibs/xilinx/cells_xtra.v
View file

@ -3824,22 +3824,6 @@ module ROM64X1 (...);
input A0, A1, A2, A3, A4, A5;
endmodule
module SRL16E (...);
parameter [15:0] INIT = 16'h0000;
parameter [0:0] IS_CLK_INVERTED = 1'b0;
output Q;
input A0, A1, A2, A3, CE, CLK, D;
endmodule
module SRLC32E (...);
parameter [31:0] INIT = 32'h00000000;
parameter [0:0] IS_CLK_INVERTED = 1'b0;
output Q;
output Q31;
input [4:0] A;
input CE, CLK, D;
endmodule
module STARTUPE2 (...);
parameter PROG_USR = "FALSE";
parameter real SIM_CCLK_FREQ = 0.0;