mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 05:35:47 +00:00
Code Activity

misc: review feedback, remove MUL vestiges

Browse source
This commit is contained in:
Mohamed Gaber 2025-05-15 18:01:13 +03:00
parent 46ba89059a
commit 1d9fbb6143
2 changed files with 3 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

9
tests/silimate/wide_op.v
View file

@ -4,11 +4,10 @@
);
parameter width = 1024;
// ADD/SUB: 0/4 + (0 unsigned+unsigned, 1 unsigned+signed, 2 signed+unsigned, 3 signed+signed)
// reserved for MUL: 8
// ADD/SUB: 0/4 + (0 unsigned;unsigned, 1 unsigned;signed, 2 signed;unsigned, 3 signed;signed)
parameter op = 0;
localparam ywidth = (op == 8) ? width * 2 : width;
localparam ywidth = width; // (op == MUL) ? width * 2 : width;
input[width-1:0] a;
input[width-1:0] b;
output [width-1:0] y;
@ -31,9 +30,5 @@
assign {c, y} = $signed(a) - b;
else if (op == 7)
assign {c, y} = $signed(a) - $signed(b);
else if (op == 8) begin
assign c = 0;
assign y = a * b;
end
endgenerate
endmodule