mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-22 15:15:51 +00:00
Code Activity

misc: review feedback, remove MUL vestiges

Browse source
This commit is contained in:
Mohamed Gaber 2025-05-15 18:01:13 +03:00
parent 46ba89059a
commit 1d9fbb6143
2 changed files with 3 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/silimate/splitlarge.cc
View file

@ -58,8 +58,6 @@
auto width_low = width / 2;
auto width_high = width - width_low; // Handle odd widths
auto a = cell->getPort(ID::A);
auto b = cell->getPort(ID::B);
bool aSigned = cell->parameters[ID::A_SIGNED].as_bool();
bool bSigned = cell->parameters[ID::B_SIGNED].as_bool();
SigSpec aHigh, aLow, bHigh, bLow;
@ -198,6 +196,6 @@
Pass::call(design, "clean *");
}
} SplitfanoutPass;
} SplitlargePass;
PRIVATE_NAMESPACE_END