3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00

Appnote 012

This commit is contained in:
Clifford Wolf 2015-04-04 13:48:13 +02:00
parent 082550f1f3
commit 1d5d1f79f9
2 changed files with 115 additions and 115 deletions

View file

@ -1,7 +1,7 @@
#!/bin/bash
set -ex
for job in APPNOTE_010_Verilog_to_BLIF APPNOTE_011_Design_Investigation
for job in APPNOTE_010_Verilog_to_BLIF APPNOTE_011_Design_Investigation APPNOTE_012_Verilog_to_BTOR
do
[ -f $job.ok -a $job.ok -nt $job.tex ] && continue
if [ -f $job/make.sh ]; then