mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Added support for "keep" attributes on wires

Browse source
This commit is contained in:
Clifford Wolf 2013-11-05 15:52:29 +01:00
parent 27fec4e77c
commit 1d34fd7608
2 changed files with 8 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

5
passes/opt/opt_clean.cc
View file

@ -190,6 +190,11 @@ static void rmunused_module_signals(RTLIL::Module *module, bool purge_mode, bool
if (!wire->port_input)
used_signals_nodrivers.add(sig);
}
if (wire->get_bool_attribute("\\keep")) {
RTLIL::SigSpec sig = RTLIL::SigSpec(wire);
assign_map.apply(sig);
used_signals.add(sig);
}
}
std::vector<RTLIL::Wire*> del_wires;