mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-26 18:45:34 +00:00
Code Activity

Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace

Browse source
This commit is contained in:
Clifford Wolf 2014-07-31 13:19:47 +02:00
parent 1202f7aa4b
commit 1cb25c05b3
41 changed files with 790 additions and 665 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/abc/abc.cc
View file

@ -313,7 +313,7 @@ static void handle_loops()
}
std::stringstream sstr;
sstr << "$abcloop$" << (RTLIL::autoidx++);
sstr << "$abcloop$" << (autoidx++);
RTLIL::Wire *wire = module->addWire(sstr.str());
bool first_line = true;
@ -400,7 +400,7 @@ static void abc_module(RTLIL::Design *design, RTLIL::Module *current_module, std
std::string liberty_file, std::string constr_file, bool cleanup, int lut_mode, bool dff_mode, std::string clk_str, bool keepff)
{
module = current_module;
map_autoidx = RTLIL::autoidx++;
map_autoidx = autoidx++;
signal_map.clear();
signal_list.clear();