mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-09 15:43:25 +00:00
Code Activity

equiv_opt with -assert

Browse source
This commit is contained in:
Eddie Hung 2019-09-30 19:54:59 -07:00
parent f8d5e11aa7
commit 1caaf51492
1 changed files with 1 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/ecp5/fsm.ys
View file

@ -2,9 +2,7 @@ read_verilog fsm.v
hierarchy -top top hierarchy -top top
proc proc
flatten flatten
#ERROR: Found 4 unproven $equiv cells in 'equiv_status -assert'. equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
#equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
equiv_opt -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:L6MUX21 select -assert-count 1 t:L6MUX21