mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-25 10:05:33 +00:00
Added module->ports
This commit is contained in:
parent
746aac540b
commit
1bf7a18fec
9 changed files with 23 additions and 10 deletions
|
@ -919,6 +919,7 @@ static AstModule* process_module(AstNode *ast, bool defer)
|
|||
current_module->noopt = flag_noopt;
|
||||
current_module->icells = flag_icells;
|
||||
current_module->autowire = flag_autowire;
|
||||
current_module->fixup_ports();
|
||||
return current_module;
|
||||
}
|
||||
|
||||
|
|
|
@ -101,6 +101,7 @@ module:
|
|||
} module_body TOK_END {
|
||||
if (attrbuf.size() != 0)
|
||||
rtlil_frontend_ilang_yyerror("dangling attribute");
|
||||
current_module->fixup_ports();
|
||||
} EOL;
|
||||
|
||||
module_body:
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue