mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 13:07:58 +00:00
Code Activity

Split latch check

Browse source
This commit is contained in:
Miodrag Milanovic 2019-10-04 13:00:09 +02:00
parent 77d557d00b
commit 1b80489486
2 changed files with 25 additions and 46 deletions
Download patch file Download diff file Expand all files Collapse all files

34
tests/efinix/latches.v
View file

@ -22,37 +22,3 @@ module latchsr
else if ( en )
q <= d;
endmodule
module top (
input clk,
input clr,
input pre,
input a,
output b,b1,b2
);
latchp u_latchp (
.en (clk ),
.d (a ),
.q (b )
);
latchn u_latchn (
.en (clk ),
.d (a ),
.q (b1 )
);
latchsr u_latchsr (
.en (clk ),
.clr (clr),
.pre (pre),
.d (a ),
.q (b2 )
);
endmodule