mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-23 15:42:32 +00:00
Code Activity

Merge upstream in

Browse source
This commit is contained in:
Akash Levy 2025-09-09 05:50:48 -07:00
parent 36b753285c
commit 1b3375d8df
117 changed files with 1890 additions and 984 deletions
Download patch file Download diff file Expand all files Collapse all files

18
tests/arch/anlogic/mux.ys
View file

@ -36,9 +36,17 @@ select -assert-none t:AL_MAP_LUT3 t:AL_MAP_LUT4 t:AL_MAP_LUT5 t:AL_MAP_LUT6 %% t
design -load read
hierarchy -top mux16
proc
equiv_opt -assert -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
select -assert-count 5 t:AL_MAP_LUT6
select -assert-none t:AL_MAP_LUT6 %% t:* %D
# Flaky test, started failing with statically allocated IdStrings, but works
# for me locally when I scramble the names using:
#
# rename -scramble-name -seed 1
#
#equiv_opt -assert -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
#design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
#cd mux16 # Constrain all select calls below inside the top module
#show
#select -assert-count 5 t:AL_MAP_LUT6
#select -assert-none t:AL_MAP_LUT6 %% t:* %D