mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 13:29:12 +00:00
Code Activity

write_verilog -srcattronly option

Browse source
This commit is contained in:
Alain Dargelas 2025-03-10 09:29:48 -07:00
parent e35032f2f6
commit 1b1882fe56
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
backends/verilog/verilog_backend.cc
View file

@ -2420,7 +2420,7 @@ struct VerilogBackend : public Backend {
log("\n");
log(" -noattr\n");
log(" with this option no attributes are included in the output\n");
log(" -onlysrcattr\n");
log(" -srcattronly\n");
log(" with this option only src attributes are included in the output\n");
log("\n");
log(" -attr2comment\n");