mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 11:20:27 +00:00
Code Activity

Renamed stdcells_sim.v to simcells.v and fixed blackbox.v

Browse source
This commit is contained in:
Clifford Wolf 2013-11-24 20:44:00 +01:00
parent 8dafecd34d
commit 1afe6589df
6 changed files with 25 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/tools/autotest.sh
View file

@ -139,7 +139,7 @@ do
compile_and_run ${bn}_tb_syn${test_count} ${bn}_out_syn${test_count} \
${bn}_tb.v ${bn}_syn${test_count}.v $libs \
"$toolsdir"/../../techlibs/common/simlib.v \
"$toolsdir"/../../techlibs/common/stdcells_sim.v
"$toolsdir"/../../techlibs/common/simcells.v
if $genvcd; then mv testbench.vcd ${bn}_syn${test_count}.vcd; fi
$toolsdir/cmp_tbdata ${bn}_out_ref ${bn}_out_syn${test_count}
test_count=$(( test_count + 1 ))