mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-24 20:16:01 +00:00
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
This commit is contained in:
parent
8dafecd34d
commit
1afe6589df
6 changed files with 25 additions and 22 deletions
|
@ -28,7 +28,7 @@ EOT
|
|||
|
||||
vlogcomp --work syn i2c_master_syn.v
|
||||
vlogcomp --work syn ../../techlibs/common/simlib.v
|
||||
vlogcomp --work syn ../../techlibs/common/stdcells_sim.v
|
||||
vlogcomp --work syn ../../techlibs/common/simcells.v
|
||||
vlogcomp --work syn i2c_slave_model.v
|
||||
vlogcomp --work syn spi_slave_model.v
|
||||
vlogcomp --work syn tst_bench_top.v
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue