mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 19:05:52 +00:00
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
This commit is contained in:
parent
8dafecd34d
commit
1afe6589df
6 changed files with 25 additions and 22 deletions
|
@ -1,4 +1,4 @@
|
|||
#!/bin/sed -r
|
||||
/^(wire|assign|reg)/ d;
|
||||
/^(genvar|always|initial)/,/^end/ d;
|
||||
/^(wire|assign|reg|event)/ d;
|
||||
/^(genvar|generate|always|initial)/,/^end/ d;
|
||||
s/ reg / /;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue