mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-06 01:24:10 +00:00
Code Activity

cxxrtl: treat wires with multiple defs as not inlinable.

Browse source 
Fixes #2883.
This commit is contained in:
whitequark 2021-07-20 10:30:39 +00:00
parent c2afcbe78d
commit 1a6ddf7892
1 changed files with 8 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
backends/cxxrtl/cxxrtl_backend.cc
View file

@ -326,8 +326,14 @@ struct FlowGraph {
for (auto bit : sig.bits()) for (auto bit : sig.bits())
bit_has_state[bit] |= is_ff; bit_has_state[bit] |= is_ff;
// Only comb defs of an entire wire in the right order can be inlined. // Only comb defs of an entire wire in the right order can be inlined.
if (!is_ff && sig.is_wire()) if (!is_ff && sig.is_wire()) {
wire_def_inlinable[sig.as_wire()] = inlinable; // Only a single def of a wire can be inlined. (Multiple defs of a wire are unsound, but we
// handle them anyway to avoid assertion failures later.)
if (!wire_def_inlinable.count(sig.as_wire()))
wire_def_inlinable[sig.as_wire()] = inlinable;
else
wire_def_inlinable[sig.as_wire()] = false;
}
} }
void add_uses(Node *node, const RTLIL::SigSpec &sig) void add_uses(Node *node, const RTLIL::SigSpec &sig)