mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 03:31:24 +00:00
Code Activity

intel_alm: Add multiply signedness to cells

Browse source 
Quartus assumes unsigned multiplication by default, breaking signed
multiplies, so add an input signedness parameter to the MISTRAL_MUL*
cells to propagate to Quartus' <family>_mac cells.
This commit is contained in:
Dan Ravensloft 2020-08-26 18:44:48 +01:00 • committed by Marcelina Kościelnicka
parent 4f2b78e19a
commit 1a07b330f8
7 changed files with 147 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/arch/common/mul.v
View file

@ -1,9 +1,10 @@
module top
#(parameter X_WIDTH=6, Y_WIDTH=6, A_WIDTH=12)
(
input [5:0] x,
input [5:0] y,
input [X_WIDTH-1:0] x,
input [Y_WIDTH-1:0] y,
output [11:0] A,
output [A_WIDTH-1:0] A,
);
assign A = x * y;
endmodule