mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-01 17:03:19 +00:00
intel_alm: Add multiply signedness to cells
Quartus assumes unsigned multiplication by default, breaking signed multiplies, so add an input signedness parameter to the MISTRAL_MUL* cells to propagate to Quartus' <family>_mac cells.
This commit is contained in:
parent
4f2b78e19a
commit
1a07b330f8
7 changed files with 147 additions and 16 deletions
|
@ -1,3 +1,5 @@
|
|||
`default_nettype none
|
||||
|
||||
module __MUL27X27(A, B, Y);
|
||||
|
||||
parameter A_SIGNED = 1;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue