mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-14 01:46:16 +00:00
Code Activity

memory: Introduce $meminit_v2 cell, with EN input.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2021-05-21 02:26:52 +02:00
parent 37d76deef1
commit 19720b970d
10 changed files with 86 additions and 13 deletions
Download patch file Download diff file Expand all files Collapse all files

4
kernel/mem.h
View file

@ -69,6 +69,7 @@ struct MemInit : RTLIL::AttrObject {
Cell *cell;
Const addr;
Const data;
Const en;
MemInit() : removed(false), cell(nullptr) {}
};
@ -101,7 +102,8 @@ struct Mem : RTLIL::AttrObject {
// address ranges, they are combined into one, with the higher-priority
// one's data overwriting the other. Running this results in
// an inits list equivalent to the original, in which all entries
// cover disjoint (and non-touching) address ranges.
// cover disjoint (and non-touching) address ranges, and all enable
// masks are all-1.
void coalesce_inits();
// Checks consistency of this memory and all its ports/inits, using