mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 19:35:53 +00:00
Code Activity

erase, clear, fork replace, idk

Browse source
This commit is contained in:
Emil J. Tywoniak 2024-06-13 20:31:11 +02:00
parent cc10ef7019
commit 193a43e82c
13 changed files with 134 additions and 69 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/hierarchy/submod.cc
View file

@ -208,7 +208,7 @@ struct SubmodWorker
for (RTLIL::Cell *cell : submod.cells) {
RTLIL::Cell *new_cell = new_mod->addCell(cell->name, cell);
for (auto &conn : new_cell->connections_)
for (auto conn : new_cell->connections_)
for (auto &bit : conn.second)
if (bit.wire != nullptr) {
log_assert(wire_flags.count(bit.wire) > 0);