mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-30 04:15:52 +00:00
Code Activity

Don't adjust naming on imported cells. Add $ for each pass

Browse source
This commit is contained in:
Akash Levy 2024-05-19 15:02:40 -07:00
parent 8086e132fb
commit 187737b86a
3 changed files with 4 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

7
frontends/verific/verific.cc
View file

@ -16,7 +16,7 @@
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
#define YOSYS_ENABLE_VERIFIC
#include "kernel/yosys.h"
#include "kernel/sigtools.h"
#include "kernel/celltypes.h"
@ -208,10 +208,7 @@ bool is_blackbox(Netlist *nl)
RTLIL::IdString VerificImporter::new_verific_id(Verific::DesignObj *obj)
{
std::string s = stringf("$imp$%s", obj->Name());
// if (obj->Linefile())
// s += stringf("$%s:%d.%d-%d.%d", RTLIL::encode_filename(LineFile::GetFileName(obj->Linefile())).c_str(), obj->Linefile()->GetLeftLine(), obj->Linefile()->GetLeftCol(), obj->Linefile()->GetRightLine(), obj->Linefile()->GetRightCol());
s += stringf("$%d", autoidx++);
std::string s = stringf("$%s", obj->Name());
return s;
}