mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-06 14:13:23 +00:00
static cast: support changing size and signedness
Support SystemVerilog Static Cast - size - signedness - (type is not supposted yet) Fix #535
This commit is contained in:
parent
338ecbe02f
commit
185bbbe681
6 changed files with 48 additions and 0 deletions
|
@ -950,6 +950,7 @@ bool AstNode::simplify(bool const_fold, bool at_zero, bool in_lvalue, int stage,
|
|||
case AST_TO_SIGNED:
|
||||
case AST_TO_UNSIGNED:
|
||||
case AST_SELFSZ:
|
||||
case AST_CAST_SIZE:
|
||||
case AST_CONCAT:
|
||||
case AST_REPLICATE:
|
||||
case AST_REDUCE_AND:
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue